Space Cubics Documentation

SC-OBC Module V1

  • Product Overview
    • Introduction
    • Block Diagram
    • Key Specifications
  • Development Board
    • はじめに
    • 用語の定義
    • インタフェース仕様: CON
    • インタフェース仕様: SW
    • インタフェース仕様: LED
    • インタフェース仕様: JP
    • Jumper Default List
  • Hardware
    • Electrical Specifications
    • Interface Specifications
  • Software
    • Overview
    • Setup the Development Environment
    • RPU / Zephyr RTOS
    • APU / Linux
  • FPGA
    • Introduction
    • Getting Started
    • Main Processor (Versal) Development
    • Design Flow
    • Processing System Development
    • Programmable Logic Development
    • IO Configuration
    • Safety Processor (IGLOO2) Development
    • References
SC-OBC Module V1 latest
  • SC-OBC Module A1 Development Board Product Manual
    • latest
    • v1.0
  • SC-OBC Module A1 FPGA Technical Reference Manual
    • latest
    • v1.0
  • SC-OBC Module A1 Product Manual
    • latest
    • v1.0
  • SC-OBC Module A1 Software Manual
    • latest
    • v1.0
  • SC-OBC Module V1
    • latest
  • SC-OBC Module V1
  • FPGA
  • References
Edit this Page

References

Versal Adaptive SoC Technical Reference Manual (AM011)

Versal Adaptive SoC Programmable Network on Chip and Integrated Memory Controller v1.1 (PG313)

Versal Adaptive SoC Design Guide (UG1273)

Versal Adaptive SoC SelectIO Resources Architecture Manual (AM010)

This page was built using the Antora default UI.

The source code for this UI is licensed under the terms of the MPL-2.0 license.

Logo